I. INTRODUCTION
Gallium nitride (GaN)-based power device, e.g. Schottky barrier diodes (SBDs) and high electron mobility transistors (HEMTs), have attracted considerable research interest and well recognized as the next generation high power and high temperature devices, owing to their ultralow conduction loss and fast switching under high voltage and high frequency operations. [1] [2] [3] However, these devices have been mostly fabricated on foreign substrates, such as silicon, sapphire, and SiC, and the major challenge is a high density of threading dislocations (∼10 8 -10 10 cm -2 ) originating from the strained heteroepitaxial growth on the foreign substrate, which becomes problematic for devices under high power operation. [4] [5] [6] [7] [8] For GaN heteroepitaxial growth, various material growth technologies have been proposed to improve the GaN epi-quality on the top surface of wafer or in the channel region of the devices. Thick buffer layer made of low-temperature GaN, 9 AlN, 10 AlGaN, 11 or multi-pairs of alternate AlN/GaN layer [12] [13] [14] [15] has been used to eliminate the propagation of the threading dislocation toward the wafer surface, the drawback is that there is a very defective transition layer between GaN and foreign substrate, which could result in reliability issues (e. dissipation), although efforts can be made to improve the buffer quality, such as Fe or C doping. 16, 17 Recently, the availability of sufficiently large GaN substrates has enabled the homoepitaxial growth of GaN-based devices. [18] [19] [20] Free-standing GaN, grown by hydride vapor phase epitaxy (HVPE), can offer a threading dislocation density less than 10 6 cm -2 , which shows promise to further enhance the GaN-based device performance. As reported in the literature, low sub-threshold swing SS has been obtained for AlGaN/GaN-on-silicon HEMTs (SS ∼64 mV/decade) by reducing gate leakage using O 2 plasma treatment, 21 and AlInN/AlN/GaN-on-SiC HEMTs (SS less than 40 mV/decade) due to the effect of negative capacitance. 22 In this work, AlGaN/GaN epi-layer was grown by metal-organic chemical vapor deposition on 2 inch semi-insulating Fe-doped free-standing GaN substrate with (0001) orientation. It is revealed that the AlGaN/GaN epi-layer on free-standing wafer shows extremely low dislocation density, which ensure that the fabricated AlGaN/GaN HEMTs achieve a low sub-threshold swing. Transmission electron microscopy (TEM), atomic force microscopy (AFM), high-resolution X-ray diffraction (HR-XRD), and cathodoluminescence (CL) were employed to study the quality of the AlGaN/GaN epi-layer. Electrical characterization was also performed for the fabricated AlGaN/GaN HEMTs on the free-standing GaN wafer.
II. EXPERIMENT DETAILS
Two inch semi-insulating Fe-doped free-standing GaN substrate (350 µm thick) with (0001) orientation was grown by hydride vapor phase epitaxy (HVPE). HCl/metal Ga, ammonia, and N 2 /H 2 mixture were used as gallium source, nitrogen source, and carrier gas, respectively. The growth rate was typically about 150µm/hour. After HVPE growth, the Ga surface was further polished by chemical mechanical polishing (CMP). Heterostructure Al 0.25 Ga 0.75 N(27 nm)/GaN(1 µm) epi-layer was grown on the Ga surface of free-standing GaN by metal-organic chemical vapor deposition (MOCVD). After active region formation using Cl 2 -based reactive ion etching, pre-gate cleaning consisted of a 2-minute acetone and a 3-minute isopropanol degreasing step, followed by a 10-minute dilute HCl (H 2 O:HCl=1:1) native oxide removal step, and an ex situ surface passivation step by immersion in a (NH 4 ) 2 S solution for 30 minutes. 23, 24 Ti(50 nm)/Al(200 nm)/Ti(40 nm)/ Au(40 nm) stack was deposited as source/drain electrode using E-beam evaporator, and formed ohmic contact after 850 o C annealing for 60s in N 2 ambient. Ni(70 nm)/Au(30 nm) was deposited by E-beam evaporator and gate electrode was formed using a lift-off process. No passivation layer was deposited on the fabricated AlGaN/GaN HEMTs in this work. Fig. 1(a) shows the fabrication process used in this work. The gate length L G and gate-to-drain/source spacing of the fabricated device is 3 and 3.5 µm, respectively, which is shown in Fig. 1(b) . The GaN substrate shows a clean surface without dislocation line or 2 dimensional defect, which can be frequently observed for GaN-on-silicon or GaN-on-sapphire wafers. Fig. 1(c) shows the cross-sectional transmission electron microscopy (TEM) image of Ni-Au/AlGaN/GaN gate stack of the fabricated device. Fig. 2(a) shows the room-temperature photoluminescence (PL) spectrum of AlGaN/GaN epilayer on free-standing GaN, and a strong peak due to the near-band-edge ultraviolet (UV) transition located at a wavelength of 365 nm (3.4 eV) is observed. As reported in the literature, 25 a broad yellow luminescence (YL) centered at 2.2 eV can be observed, and this is due to the recombination of carriers between a shallow donor related to oxygen substitutional to the nitrogen site and a deep acceptor due to gallium vacancies, or due to the defects related to carbon related defects. [22] [23] [24] [25] [26] [27] The absence of YL in Fig. 1(a) indicates a low defect density in the AlGaN/GaN epi-layer, which is the main reason that the fabricated AlGaN/GaN HEMTs can achieve a low sub-threshold swing. The inset of Fig. 2(a) shows the sheet resistance R sh mapping of the as-grown AlGaN/GaN epi-layer on 2 inch free-standing GaN, and an average R sh of 445 ohm/square and an average Hall mobility of ∼1500 cm 2 V -1 s -1 are obtained. The dislocation density of AlGaN/GaN epi-layer is measured by cathodoluminescence and is in the range of ∼10 4 -10 5 cm -2 , as shown in Fig. 2(b) . The level of dislocation density (∼10 4 -10 5 cm -2 ) is few orders of magnitude lower than that for GaN-on-silicon and GaN-on-sapphire wafers (∼10 8 -10 10 cm -2 ). The root-mean-square (rms) before and after AlGaN/GaN epi-layer growth is measured to be 0.3 and 1.1 nm, respectively, by AFM shown in Fig. 2(c) and (d). The surface morphology or roughness for the free-standing GaN wafer before AlGaN/GaN epi-layer growth is determined by the CMP process. After AlGaN/GaN epi-layer growth, the surface roughness increased and surface morphology can be clearly seen from Fig. 2(d) .
III. RESULTS AND DISCUSSION
As shown in Fig. 3(a) , the high resolution X-ray diffraction (HR-XRD) was performed on AlGaN/GaN epi-layer to confirm the composition (Al fraction: 0.25) and the crystal quality of the Al 0.25 Ga 0.75 N epitaxial layer. The full width half maximum (FWHM) of AlGaN (0002) peak is ∼ 0.32 • . The thickness of AlGaN layer is measured to be ∼27 nm from a cross-sectional TEM image shown as an inset of Fig. 3(a) . XRD (0002) and (10-12) rocking curves of GaN peak is shown in Fig. 3(b) , in which the FWHM of (0002) and (10-12) planes is 42.9 and 41.7 arcsec, respectively, which is significantly lower than that of GaN-on-silicon and GaN-on-sapphire wafers (300-800 arcsec). Fig. 3(c) shows the (0002) XRD reciprocal lattice space map of the c-plane AlGaN/GaN heterostructure. The diffraction spot of AlGaN layer is located above the GaN layer, indicating the AlGaN layer is coherently grown on the GaN layer along the c-axis, and AlGaN layer is subjected to a tensile strain (∼1.8%). 28 With the (0002) reciprocal space map shown in Fig. 3(c) , the lattice constant (c) for GaN and AlGaN is measured to be 0.5184 and 0.5127 nm, respectively, using the equation c=2/Q z , where Q z is the scattering vector in the [0001] direction. Fig. 3(d) shows the high-resolution TEM image of perfect lattice structure of AlGaN/GaN heterostructure in this work, which further confirm the quality of AlGaN/GaN epi-layer. where the maximum gate voltage V G,max is 1V, and step is -1V. At a gate overdrive (V G V th ) of ∼4 V and a drain voltage V D of 10 V, the saturation output drain current is ∼610 mA/mm, and the static on-state resistance R on extracted from the device active area is 0.5 mΩ.cm 2 . The output drain current is comparable or high than that of GaN-on-silicon device, and this is could be due to high electron mobility resulted from less defect density. As shown in Fig. 4(a) , an average sub-threshold swing SS (∼67 mV/decade) is obtained over the three orders of drain current, in which a minimum average SS (∼60 mV/decade) is obtained over one order of drain current. It is noted that the SS value shown in Fig. 4(a) , such as 79 mV/dec., 60 mV/dec., and 62 mV/dec. is the average one for the drain current in the range of 1×10 -7 ∼1×10 -8 A/µm, 1×10 -8 ∼1×10 -9 A/µm, and 1×10 -9 ∼1×10 -10 A/µm, respectively. The effective interface state density D it can be estimated by the equation of sub-threshold swing SS:
), where k is the Boltzmann constant, T is the temperature in Kelvin, q is the electronic charge, C d is the depletion capacitance of GaN, C it is the AlGaN/GaN interface state capacitance, and C ox is the unit gate capacitance. As shown in Fig. 4(c by integrating the area under the C-V curve shown in Fig. 4(c) . The effective electron mobility µ is extracted using µ = 30 where I d is the drain current at a small V d of 0.5 V. A peak effective electron mobility µ of 1456 cm 2 /V.s is obtained at a carrier density of 1.2×10 12 cm -2 . Fig. 5(a) shows the forward and reverse I D -V G plot at V D =1V, and very small hysteresis of 54 mV is obtained. Hysteresis is related to traps in the device, and slow traps can result in large hysteresis of I D -V G curve. 31 The small hysteresis here further indicates the high quality interface in the gate region. Also, I on /I off ratio and SS are plotted as a function of gate leakage current I G in Fig. 5(b) and (c) . The average I on /I off ratio, average SS, and average gate leakage I G is ∼1.2×10 6 , ∼68 mV/decade, and ∼7.0×10 -11 A/µm respectively. I on and I off is defined as the drain current at V D of 1V under gate voltage of V th +3V and V th -2V, respectively. I G is defined as the gate leakage under V D of 1V and V th -2V. To further illustrate the advantage of free-standing GaN over GaN-on-silicon and GaN-on-sapphire wafers, a cumulative plot of SS values of this work and ones from reported work is shown in Fig. 5(d) , from which it can be seen that AlGaN/GaN HEMTs on free-standing GaN wafer achieve the lowest SS value, as compared with other reported results using GaN-on-silicon and GaN-on-sapphire wafers.
IV. CONCLUSION
AlGaN/GaN high electron mobility transistors (HEMTs) with a low sub-threshold swing SS (∼60mV/decade) were fabricated on the extremely high quality free-standing GaN substrate. High quality AlGaN/GaN epi-layer has been grown on free-standing GaN in this work, such as ultralow FWHM for (0002) and (10-12) GaN XRD peaks, and ultralow dislocation density (∼10 4 -10 5 cm -2 ). Due to these extremely high quality material properties, the fabricated unpassivated AlGaN/GaN HEMTs achieve a low SS (∼60 mV/decade), low hysteresis of 54 mV, and high peak electron mobility µ eff of ∼1456 cm 2 V -1 s -1 . As compared to the reported GaN-based HEMTs on sapphire or silicon wafers, the GaN-on-GaN AlGaN/GaN HEMTs in this work have achieved the smallest or lowest SS.
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